<?xml version="1.0" encoding="UTF-8"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Luis Miguel Quevedo · Articles</title>
    <link>https://quevedoluismi.com/en/articles/</link>
    <description>Articles on hardware design, FPGA, chips, MBSE and SysML v2, AI for hardware and engineering education.</description>
    <language>en</language>
    <atom:link href="https://quevedoluismi.com/en/rss.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>From an idea to FPGA: where AI, MBSE and SysML v2 fit</title>
      <link>https://quevedoluismi.com/en/articles/from-an-idea-to-fpga/</link>
      <guid isPermaLink="true">https://quevedoluismi.com/en/articles/from-an-idea-to-fpga/</guid>
      <pubDate>Thu, 12 Nov 2026 12:00:00 GMT</pubDate>
      <description>Where AI helps, where MBSE brings order and what SysML v2 adds when taking a hardware idea to an FPGA prototype, without writing RTL too early.</description>
    </item>
    <item>
      <title>How to design an engineering lab that does not age in two years</title>
      <link>https://quevedoluismi.com/en/articles/labs-that-do-not-age/</link>
      <guid isPermaLink="true">https://quevedoluismi.com/en/articles/labs-that-do-not-age/</guid>
      <pubDate>Thu, 12 Nov 2026 12:00:00 GMT</pubDate>
      <description>An engineering lab is also a system. How MBSE helps design it around capabilities and interfaces so it can change with industry.</description>
    </item>
  </channel>
</rss>
